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Abstract 
Analog designers are interested in using 
optimization tools which may automate the 
process of transistor sizing.  Genetic Algorithm 
(GA) uses the length and width variables of 
MOSFET to optimize the size of transistors 
in Matlab environment. The interface of few 
MOSFET parameters from circuit simulator 
PSpice to GA in Matlab was designed and 
demonstrated by a simple circuit.
Keywords: Genetic algorithm, automated, 
MOSFET circuit, circuit optimization.
I. INTRODUCTION
Transistor size will influence the speed of 
circuit, energy consumption, total area of 
circuit, and the delay constraints. Analog 
designers are tasked to taking large and 
small signal models of circuit components, 
and in order to fulfill certain performance 
requirements, deducing the components 
input parameters in accordance to output 
constraints. The process of translating 
the performance measurements into 
component parameters is called circuit 
sizing. In a modern analog design process, 
designers need to specify between 10 to 100 
input parameters in order to achieve up to 
20 output performance measurements [1]. 
Several automated and manual methods 
for circuit sizing exist in practice. The 
manual method involves a designer using 
his or her own accumulated knowledge 
of circuit behavior to iteratively adjust 
the component parameters such that 
they satisfy a set of first order transistor 
models, and then test the accuracy of 
these models.
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During the design stages, simulating 
the circuit with Pspice yields a good 
approximation of circuit behavior. 
Pspice is a circuit simulator with highly 
complex physical device models state by 
R. Kraus [2]. Its results reliably confirm 
whether a circuit meets its performance 
specifications given its sizing parameters. 
In the field of automated circuit design, GA 
has been previously used as a standalone 
method in generating both the topology 
and components of a circuit [3]. J.R. Koza 
[4] had shown that, given the number of 
inputs and outputs of the circuit, the set 
of available components, and a fitness 
measurement in terms of performance, 
GA tended to perform satisfactorily 
in synthesizing eight different analog 
circuits.
problem statement
Many designers struggle in optimizing 
the transistor’s width and length. Usually, 
optimization process is done by trial 
and error technique. Therefore, fast and 
reliable artificial intelligent (AI) tools have 
become a demand for analog designers. 
Moreover, reduction of time needed for 
circuit simulation in PSpice is the main 
problem. The time used for PSpice to 
simulate each set of circuit parameter was 
time consumed. So, a simple and fastest 
mode of Pspice simulator is an essential 
element to reduce the simulation period.
II. lITeRaTURe RevIeW
Genetic circuit optimizer follows a general 
GA flow from N. Fujii and H. Shibatu [5] 
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as Figure 1. The first step is to create the 
first generation population. Usually, the 
first population is generated randomly. 
However, in transistor sizing, the first 
population is populated with parameters 
that are known to have a range close to 
the desired value. This will lead to a 
quicker convergence in the appropriate 
range by reducing the search space. Next, 
chromosomes will be decoded into a 
format recognizable by Pspice. Pspice 
will simulate each parameter, and then 
fitness function is applied to the Pspice 
output data to produce a fitness value for 
each parameter. Hence, as in the general 
GA, the steps of selection, crossover, 
mutation, and the re-evaluation of fitness 
measures are applied iteratively until a 
good transistor parameter that meets the 
specification is found.
Fig 1.  GA flow for Transistor sizing optimization. 
 Chromosome encryption 
One of the important aspects of GA is the choice of 
how to encode a solution. In this case, the transistor 
parameter will be represented as a chromosome. The 
encoding can directly affect the ability of the iterative 
process to converge on an appropriate solution. GA will 
process information of component values such as 
resistor values and transistor sizes. So the values or 
parameters of a transistor can be fitted into a 
chromosome as in Figure 2. Each gene represented one 
of the transistor parameter and had two fields: width and 
length of transistor which will be multiply with micro 
meter, µm.  Finally, output current, Iout will be inserted 
in to the chromosome as the last variable. 
Fig 2.  Encoding for a transistor width as 7µm and 
length as 5µm and using binary encoding technique. 
III. METHODOLOGY 
Optimization process shown in Figure 3 consists of 
three main stages: circuit design, link circuit 
information with GA, and GA optimization [6]. The 
circuit design stage uses Pspice coding to draw and 
insert the required parameter information. Secondly, the 
GA optimization stage uses GA to explore the best 
circuit parameters that correspond to the given width 
and length. The information keyed in via Graphics User 
Interface (GUI) will be linked using Matlab command 
to the GA to optimize it and eventually display the 
result. In the link stage of this system, the fitness 
function would be calculated based on the input and 
output data provided by Pspice simulation. These data’s 
will be matched to create the fitness function and will be 
used in GA optimization. 
Fig 3.  Process Stage of System 
IV. SYSTEM DESIGN 
The design starts with the PSpice circuit analysis. 



















Circuit design and 




Send it to PSPICE 
to be analyzed 
Feed back the 
output data to 
Matlab
Link circuit information with GA 
Insert the data and 
fitness function 
into GA. 
Create the Fitness 
function based on 
output data 




Feed back the 
output to GUI 





Width of transistor: 7x10-6
Length of transistor: 5x10-6 
Fig 1. GA fl w for Tran istor sizing 
optimization.
Chromoso e encryption
One of the importa t aspects of GA is 
the choice of how to encode a solution. 
In this case, the transistor parameter will 
be repres nte  as a chromosome. The 
encoding can directly affect the ability 
of the iterative process to converge on 
an appropriate solution. GA will process 
information of c mponent values such as 
resistor values and tran istor sizes. So the 
values or parameters f a transistor can 
be fitted into a chromosome as in Figure 
2. Each gene represented one of the 
transistor parameter and had two fields: 
width and length of transistor which will 
be multiply with micro meter, µm.  Finally, 
output current, Iout will be inserted in to 
the chromosome as the last variable.
Fig 1.  GA flow for Transistor sizing optimization. 
 Chromosome encryption 
One of the important aspects of GA is the choice of 
how to encode a solution. In this case, the transistor 
parameter will be represented as a chromosome. The 
encoding can directly affect the ability of the iterative 
process to converge on an appropriate solution. GA will 
process information of component values such as 
resistor values nd transistor sizes. So the values or 
parameters of a transistor can be fitted into a 
chromosome as in Figure 2. Each gene represented one 
of the transistor parameter and had two fields: width and 
length of transistor which will be multiply with micro 
meter, µm.  Finally, output current, Iout will be inserted 
in to the chromosome as the last variable. 
Fig 2.  Encoding for a transistor width as 7µm and 
length as 5µm and using binary encoding technique. 
III. METHODOLOGY 
Optimization process shown in Figure 3 consists of 
three main stages: circuit design, link circuit 
information with GA, and GA optimization [6]. The 
circuit design stage uses Pspice coding to draw and 
insert the required parameter information. Secondly, the 
GA optimization stage uses GA to explore the best 
circuit parameters that correspond to the given width 
and length. The information keyed in via Graphics User 
Interface (GUI) will be linked using Matlab command 
to the GA to optimize it and eventually display the 
result. In the link stage of this system, the fitness 
function would be calculated based on the input and 
output data provided by Pspice simulation. These data’s 
will be matched to create the fitness function and will be 
used in GA optimization. 
Fig 3.  Process Stage of System 
IV. SYSTEM DESIGN 
The design starts with the PSpice circuit analysis. 



















Circuit design and 




Send it to PSPICE 
to be analyzed 
Feed back the 
output data to 
Matlab
Link circuit information with GA 
Insert the data and 
fitness function 
into GA. 
Create the Fitness 
function based on 
output data 




Feed back the 
output to GUI 





Width of transistor: 7x10-6
Length of transistor: 5x10-6 
Fig 2.  Encoding for a transistor width as 7µm 




Optimization process shown in Figure 3 
consists of three main stages: circuit design, 
link circuit inform tion with GA, and GA 
optimization [6]. The circuit design stage 
uses Pspice coding to draw and insert 
the required parameter information. 
Secondly, the GA optimization stage uses 
GA to explore the best circuit paramet rs 
that correspond to the given width and 
length. The information keyed in via 
Graphics User Interface (GUI) will be 
linked using Matlab command to the GA 
to optimize it and eventually display the 
result. In the link stage of this system, the 
fitness function would be calcul ted based 
on the input and output data provided by 
Pspice simulation. These data’s will be 
matched to create the fitness function and 
will be used in GA optimization.
ISSN: 2180 - 1843     Vol. 2     No. 2     July - December 2010
Design and Development of Genetic Circuit Optimizer
31
Fig 1.  GA flow for Transistor sizing optimization. 
 Chromosome encryption 
One of the important aspects of GA is the choice of 
how to encode a solution. In this case, the transistor 
parameter will be represented as a chromosome. The 
encoding can directly affect the ability of the iterative 
process to converge on an appropriate solution. GA will 
process information of component values such as 
resistor values and transistor sizes. So the values or 
parameters of a transistor can be fitted into a 
chromosome as in Figure 2. Each gene represented one 
of the transistor parameter and had two fields: width and 
length of transistor which will be multiply with micro 
meter, µm.  Finally, output current, Iout will be inserted 
in to the chromosome as the last variable. 
Fig 2.  Encoding for a transistor width as 7µm and 
length as 5µm and using binary encoding technique. 
III. METHODOLOGY 
Optimization process shown in Figure 3 consists of 
three main stages: circuit design, link circuit 
information with GA, and GA optimization [6]. The 
circuit design stage uses Pspice coding to draw and 
insert the required parameter information. Secondly, the 
GA optimization stage uses GA to explore the best 
circuit parameters that correspond to the given width 
and length. The information keyed in via Graphics User 
Interface (GUI) will be linked using Matlab command 
to the GA to optimize it and eventually display the 
result. In the link stage of this system, the fitness 
function would be calculated based on the input and 
output data provided by Pspice simulation. These data’s 
will be matched to create the fitness function and will be 
used in GA optimization. 
Fig 3.  Process Stage of System 
IV. SYSTEM DESIGN 
The design starts with the PSpice circuit analysis. 



















Circuit design and 




Send it to PSPICE 
to be analyzed 
Feed back the 
output data to 
Matlab
Link circuit information with GA 
Insert the data and 
fitness function 
into GA. 
Create the Fitness 
function based on 
output data 




Feed back the 
output to GUI 





Width of transistor: 7x10-6
Length of transistor: 5x10-6 
Iv. sYsTem DesIgN
The design starts with the PSpice circuit 
analysis. PSpice coding such as netlist 
or command code are necessary for us 
to modify transistor parameter when 
interfacing with Matlab [7]. Interfacing 
Pspice and Matlab to create the flow of 
data are focused. Matlab will collect the 
data of Direct Current (DC) swap from 
Pspice then fit into chromosome in GA 
algorithm. After that, fitness value will 
be evaluated base on the parameter in 
chromosome [8]. 
a.  simple pspice circuit
Circuit in Figure 4 is a simple MOSFET 
inverter circuit. Output of the inverter is 
amplified using cascaded amplifier setup 
that is transistors M3 and M4. Output 
current at resistor, R2 will be taken as 
circuit output to be analyzed in GA.
necessary for us to modify transistor parameter when 
interfacing with Matlab [7]. Interfacing Pspice and 
Matlab to create the flow of data are focused. Matlab 
will collect the data of Direct Current (DC) swap from 
Pspice then fit into chromosome in GA algorithm. After 
that, fitness value will be evaluated base on the 
parameter in chromosome [8].  
A.  simple PSpice circuit 
Circuit in Figure 4 is a simple MOSFET inverter 
circuit. Output of the inverter is amplified using 
cascaded amplifier setup that is transistors M3 and M4. 
Output current at resistor, R2 will be taken as circuit 
output to be analyzed in GA. 
Fig 4.  Schematic of circuit in PSPICE where output 
current is to be analyzed. 
B.   Create Netlist  
Pspice read out and analyze the netlist. Then, 
parameters of transistors in the circuit will be setup 
according to the value in nestlist. The transistor model 
will be recognized and value inserted to in Pspice. 
Example, value hold by the variable name num2str(L1) 
will transfer to MbreakN1 transistor model. Value of 
Num2str(L1) refer to the random generated 
chromosome parameters. Next, PSpice will simulate the 
circuit with DC swap by 0.5 increments from 0 to 5V to 
the transistor which is stated in the netlist in Figure 9. 
Lastly, Pspice will print the output to be analyzed at 
i(R_R2) as the result. 
Netlist of the circuit from Figure 5 is shown as below. 
Fig 5.  Netlist of the schematic from Figure 4. 
C. Interfacing Pspice with Matlab 
Function of interface (Sim_path) will activate PSpice 
program and data in the file of Schematic-
SCHEMATIC1-schematic1.sim.cir containing the 
netlist of the circuit will be imported. The Temporary 
m-file, temp will be created as the workspace. Find and 
Replace, Strrep function will replace all the occurrence 
of Sim_path and progra~1 to Program Files. String 
concatenate, Strcat function will horizontally 
concatenate Matlab with Pspice and the file name 
Schematic-SCHEMATIC1-schematic1.sim.cir inside it. 
This code will be executed in temp.m to create the 
interface process of Pspice and Matlab. 
Fig 6.  MATLAB will interface with PSPICE to do 
circuit simulation. 
Fig 4.  Schematic of circuit in PSPICE where 
output current is to be analyzed.
B.   Create Netlist 
Pspice read out and analyze the netlist. 
Then, parameters of transistors in the 
circuit will  setup accor ing to the 
value in nestlist. The transistor model 
will be recognized and value inserted 
to in Pspice. Example, value hold by the 
variable name num2str(L1) will transfer 
to MbreakN1 transistor model. Value 
of Num2str(L1) refer to the random 
generated chromosome parameters. Next, 
PSpice will simulate the circuit with DC 
swap by 0.5 increments from 0 to 5V to 
the transistor which is stated in the netlist 
in Figure 9. Lastly, Pspice will print the 
output to be analyzed at i(R_R2) as the 
result.
Netlist of the circuit from Figure 5 is 
shown as below.
ISSN: 2180 - 1843     Vol. 2     No. 2     July - December 2010
Journal of Telecommunication, Electronic and Computer Engineering
32
necessary for us to modify transistor parameter when 
interfacing with Matlab [7]. Interfacing Pspice and 
Matlab to create the flow of data are focused. Matlab 
will collect the data of Direct Current (DC) swap from 
Pspice then fit into chromosome in GA algorithm. After 
that, fitness value will be evaluated base on the 
parameter in chromosome [8].  
A.  simple PSpice circuit 
Circuit in Figure 4 is a simple MOSFET inverter 
circuit. Output of the inverter is amplified using 
cascaded amplifier setup that is transistors M3 and M4. 
Output current at resistor, R2 will be taken as circuit 
output to be analyzed in GA. 
Fig 4.  Schematic of circuit in PSPICE where output 
current is to be analyzed. 
B.   Create Netlist  
Pspice read out and analyze the netlist. Then, 
parameters of transistors in the circuit will be setup 
according to the value in nestlist. The transistor model 
will be recognized and value inserted to in Pspice. 
Example, value hold by the variable name num2str(L1) 
will transfer to MbreakN1 transistor model. Value of 
Num2str(L1) refer to the random generated 
chromosome parameters. Next, PSpice will simulate the 
circuit with DC swap by 0.5 increments from 0 to 5V to 
the transistor which is stated in the netlist in Figure 9. 
Lastly, Pspice will print the output to be analyzed at 
i(R_R2) as the result. 
Netlist of the circuit from Figure 5 is shown as below. 
Fig 5.  Netlist of the schematic from Figure 4. 
C. Interfacing Pspice with Matlab 
Function of interface (Sim_path) will activate PSpice 
program and data in the file of Schematic-
SCHEMATIC1-schematic1.sim.cir containing the 
netlist of the circuit will be imported. The Temporary 
m-file, temp will be created as the workspace. Find and 
Replace, Strrep function will replace all the occurrence 
of Sim_path and progra~1 to Program Files. String 
concatenate, Strcat function will horizontally 
concatenate Matlab with Pspice and the file name 
Schematic-SCHEMATIC1-schematic1.sim.cir inside it. 
This code will be executed in temp.m to create the 
interface process of Pspice and Matlab. 
Fig 6.  MATLAB will interface with PSPICE to do 
circuit simulation. 
Fig 5.  Netlist of the schematic from Figure 4.
C.  Interfacing pspice with matlab
Function of interface (Sim_path) will 
activate PSpice program and data in 
the file of Schematic-SCHEMATIC1-
schematic1.sim.cir containing the netlist 
of the circuit will be imported. The 
Temporary m-file, temp will be created as 
the workspace. Find and Replace, Strrep 
function will re lace all the occurrence 
of Sim_path and progra~1 to Program 
Files. String concatenate, Strcat function 
will horizontally concatenate Matlab 
with Pspice and the file name Schematic-
SCHEMATIC1-schematic1.sim.cir inside 
it. This code will be executed in temp.m 
to create the interface process of Pspice 
and Matlab.
necessary for us to modify transistor parameter when 
interfacing with Matlab [7]. Interfacing Pspice and 
Matlab to create the flow of data are focused. Matlab 
will collect the data of Direct Current (DC) swap from 
Pspice then fit into chromosome in GA algorithm. After 
that, fitness value will be evaluated base on the 
parameter in chromosome [8].  
A.  simple PSpice circuit 
Circuit in Figure 4 is a simple MOSFET inverter 
circuit. Output of the inverter is amplified using 
cascaded amplifier setup that is transistors M3 and M4. 
Output current at resistor, R2 will be taken as circuit 
output to be analyzed in GA. 
Fig 4.  Schematic of circuit in PSPICE where output 
current is to be analyzed. 
B.   Create Netlist  
Pspice read out and analyze the netlist. Then, 
parameters of transistors in the circuit will be setup 
according to the value in nestlist. The transistor model 
will be recognized and value inserted to in Pspice. 
Example, value hold by the variable name num2str(L1) 
will transfer to MbreakN1 transistor model. Value of 
Num2str(L1) refer to the random generated 
chromosome parameters. Next, PSpice will simulate the 
circuit with DC swap by 0.5 increments from 0 to 5V to 
the transistor which is stated in the netlist in Figure 9. 
Lastly, Pspice will print the output to be analyzed at 
i(R_R2) as the result. 
Netlist of the circuit from Figure 5 is shown as below. 
Fig 5.  Netlist of the schematic from Figure 4. 
C. Interfacing Pspice with Matlab 
Function of interface (Sim_path) will activate PSpice 
progra  and data in the file of Schematic-
SCHEMATIC1-schematic1.sim.cir containing the 
netlist of the circuit will be imported. The Temporary 
m-file, temp will be created as the workspace. Find and 
Replace, Strrep fu ction will replace all the occurrence 
of Sim_path and progra~1 to Program Files. String 
concatenate, Strcat function will horizontally 
concatenate Matlab with Pspice and the file name 
Schematic-SCHEMATIC1-schematic1.sim.cir inside it. 
This code will be executed in temp.m to create the 
interface process of Pspice and Matlab. 
Fig 6.  MATLAB will interface with PSPICE to do 
circuit simulation. Fig 6.  MATLAB will interface with PSPICE to 
do circuit simulation.
D. Data extraction from pspice to 
matlab
Looping technique in Figure 7 will be 
used to extract numerical data generated 
by PSpice. Matlab will recognize all the 
necessary character in the log file and 
fit the corresponding data into matrix 
column in workspace. The algorithm 
starts with the import all the data line by 
line into a temporary variable call data (a) 
where a was continuously updated. Then, 
numerical data inside this variable will be 
searched and fitted into a new variable 
name parsedData.
D. Data Extraction from PSpice to Matlab 
Looping technique in Figure 7 will be used to extract 
numerical data generated by PSpice. Matlab will 
recognize all the necessary character in the log file and 
fit the corresponding data into matrix column in 
workspace. The algorithm starts with the import all the 
data line by line into a temporary variable call data (a)
where a was continuously updated. Then, numerical 
data inside this variable will be searched and fitted into 
a new variable name parsedData. 
Fig 7.  Looping technique to parse data from PSpice 
into Matlab. 
V. EXPERIMENTAL RESULT 
Data of MOSFET inverter circuit in Figure 4 are 
loaded into Pspice and simulated. Output of the 
simulation is collected by parsedData function and will 
be inserting to chromosomes to evaluate. Together with 
the eight inputs of length and width of the transistors 
value is obtained using GA. Figure 8 shows the effect of 
using various sizes of the transistor parameter on ID and 
VGS. Varying the transistor parameters will also vary the 
output current, Id and eventually lead to a change to the 
switching time of the circuit. Hence, the automated 
interfacing between Pspice and Matlab was created. 






































Fig 8.  Graph of output current, IDS versus sweeping 
voltage, VGS
VI. CONCULSION 
By empirically interfacing PSpice and Matlab, we 
have shown that the automated interfacing algorithm 
had successfully reduced the time consumed for import 
or export data between these software. It is clearly 
shown here that MOSFET parameters are difficult to be 
fitted by the designer manually into PSpice simulator.  
The optimization via GA frees up a lot of designing and 
circuit analysis time of the designer. The automated 
interfacing between PSpice and Matlab had shown great 
improvement to the analog circuit design area. 
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